A system approach for a power-scalable analog baseband (ABB) design is presented in this article. Using this approach, the energy efficiency of an ABB can be maximized without compromising any other important specifications. To fulfill the feasibility study, a switchable-order g m -C lowpass filter (LPF) along with a voltage-controlled programmable-gain amplifier (VC-PGA) is designed. The selectivity of the LPF can be linearly scaled with power consumption. In addition, the power consumption of VC-PGA has a binary-weighted manner. In contrast to conventional PGAs, the gain step of the designed PGA can be continuously tuned by a control voltage. To prove the concept, the ABB is implemented in 65-nm CMOS technology. The measurements show that the frequency responses of the ABB can be configured as either fifth or seventh order with 16 gain steps. The bandwidth is approximately 50 MHz for all cases, and the gain step can be continuously tuned between 0 and 3 dB. At the high-gain mode, the output third-order intercept point and the input-referred noise of the LPF and PGA are approximate to be 8 dBm and 5 nV/sqrt Hz, respectively. The maximum power consumption of the ABB, excluding the output buffer, is approximately 19.8 mW with a 1.2-V supply voltage. The die area, excluding the pads, is only 0.18 mm 2 .
I. INTRODUCTION
E XISTING in any wireless system, analog baseband (ABB) circuits, including lowpass filters (LPFs) and programmable-gain amplifiers (PGAs), play a crucial role [1] - [26] . They are required to not only pass but also amplify wanted signals with minimal degradation or distortion at given channels, while dramatically reject unwanted signals, such as noise, and spurious responses. It would otherwise harm the signal integrity of the system. Many important Manuscript parameters of a wireless system are strongly dependent on the performance of the ABB, and therefore, ABB is a major topic for design of wireless systems [27] , [28] .
As the development of 5G communications, which provides higher data rate, operational flexibility, and environmental adaptability, full configurability in the transceiver architecture and constituent circuits is required to accommodate the large range of operation frequency, signal bandwidth, and power requirements. The design of dynamically reconfigurable analog and mixed-signal circuits and systems is important yet challenging. Recently, there has been tremendous demand for reconfigurable ABB design, since it can be used for many applications, ranging from a cellular network, such as a software-defined radio [1] - [4] , [6] , to a recent automotive radar system [5] . All of these designs are targeted for data-constraint applications, where achieving high-speed data transfer is the primary requirement.
Coping with the carbon footprint of wireless communications makes us more concerned with the energy efficiency of wireless circuits. This is particularly true for many emerging applications, such as the Internet of Things (IoTs) and wireless sensor networks (WSNs), where the energy efficiency and implementation cost are extremely constraint. Therefore, an initial generic system approach for power-scalable ABB designs with special emphasis on energy efficiency improvement was presented in [26] . Beyond the one initially presented, not only a voltage-controlled PGA (VC-PGA) but also the required switchable-order filtering solution at ABB is presented in this article. Moreover, the detailed design formulas are derived and summarized for filter implementation. Then, using the formulas, a filter design example that can switch the order between fifth and seventh is given along with the designed VC-PGA in [26] to provide a complete solution for reconfigurable ABB. Note that the presented approach is not designed for any specific application, but rather targets on a general scenario, in which energy efficiency and cost are critical. In addition, as a system approach, many previously presented circuit design techniques can be directly reused in a subcircuit for this approach [8] , [9] . The strong motivation of this article is to demonstrate how to linearly scale the power consumption with the selectivity of the LPF and the gain of the PGA, which has never been reported in the literature before, to the best of our knowledge. To verify the concept, a fifth-/ seventh-order LPF along with a VC-PGA is implemented in 65-nm CMOS technology. The remainder of this article is organized as follows. The concept of a power-scalable ABB will be first introduced in Section II. In Section III, the design of a switchable-order LPF based on a multiple-loop feedback (MLF) structure will be investigated. The design of a VC-PGA will be presented in Section IV. In Section V, the measurements will be given, followed by the conclusions in Section VI.
II. DESIGN CONSIDERATIONS OF THE PROPOSED POWER-SCALABLE ANALOG BASEBAND CIRCUITS
The block diagram of the designed ABB is shown in Fig. 1 . The primary function of the LPF is to provide sufficient selectivity to attenuate out-of-band interference to a level that does not adversely impact subsequent analog-to-digital conversion and demodulation processes [26] . Following the LPF, another important building block at ABB is the PGA. The PGA is mainly used to improve the dynamic range of the receiver [10] - [17] . Note that, if a relatively high swing is required for the system, a buffer will be applied along with the PGA.
A. Switchable-Order g m -C Filter
The design of a switchable-order g m -C filter using the LC-ladder simulation method is presented in [22] . The order of the LPF can only be reconfigured as either fifth or third due to the inflexibility of the LC-ladder-based method. The advantage of using a power-scalable approach over the conventional design is illustrated in Fig. 2(a) . The LPF presented in [22] is used as a benchmark. The normalized power consumption of an LPF is plotted as a function of selectivity. As shown, the energy efficiency of the LPF can be improved by using the proposed approach, and this is particularly true if lower-order filtering is required. Moreover, in a conventional PGA design, multiple fixed-gain stages are required to enlarge the overall gain range [3] . Although this approach is simple, the energy efficiency of this approach can also be further improved. To demonstrate the advantage of the power-scalable approach for the PGA design over the conventional approach, the normalized power consumption of these two approaches as a function of gain is given in Fig. 2(b) . As can be seen, using the proposed approach, the power consumption of the PGA can be much more linearly scaled with gain than its counterpart that uses the conventional approach. 
B. Voltage-Controlled PGA With Fine-Gain Tuning
Besides the improved energy efficiency, a novel concept named VC-PGA is also presented in this article, which has the capability to fine-tune the gain step by a control voltage. In general, a PGA has a drawback that the total number of gain steps will be fixed, if the number of control bits is fixed. Therefore, the design decision has to be made to tradeoff the gain range and the gain step. It is desirable to design a PGA with the capability to configure its gain step, which not only enables the PGA to be used for many different applications but also gives the flexibility to adjust the performance even after fabrication. Consequently, the design constraint between gain range and gain step can be dramatically reduced; otherwise, it would normally result in an overdesign.
III. DESIGN OF SWITCHABLE-ORDER LPF USING MLF-BASED APPROACH
Although extensive research has been done in the field of switchable-order LPF design, most published work is based on an active-RC structure [1] , [3] , [7] , [21] , [23] , [24] , and only a few [4] , [22] , [25] use a g m -C structure. Thus, in this article, we are only concerned with a g m -C-based design. To the best of our knowledge, using a systematic approach for a switchable-order g m -C LPF design has only been explored to some extent in the literature [26] . Most of the previously published work is primarily focused on a circuit approach, such as transistor-level operational transconductance amplifier design [4] . The benefit of further exploring a system approach for switchable-order filter design could be enormous because it can offer not only flexibility of implementation from a filter-structure-selection point of view but also the possibility of reusing any existing circuit approach to satisfy the requirements of linearity [8] and power consumption [4] .
As a result, using an appropriate system approach for the g m -C LPF design, the overall performance of an LPF can be optimized in a relatively straightforward way.
A. Selection of Filter Order
The order of a filter should be chosen first of all to satisfy system requirements in terms of filtering performance. Based on this consideration, the order needs to be as low as possible. The main benefit for doing so is to reduce not only the overall power consumption but also the die area by means of using fewer components. In addition, design of lower-order filters is less complex. In the literature, the order of an analog filter at baseband ranges from third to eighth order, with most using fourth or fifth order to best tradeoff circuit complexity and performance [1] - [3] , [6] - [8] , [21] - [24] .
B. Selection of Filter Approximation
Design of a filter for analog signal processing at baseband is an iterative process, and system-level simulations may be required to investigate the impact of different filter approximations on the overall system performance. There are a variety of filter approximations that can be considered for design, such as Butterworth, Chebyshev, elliptic, linear-phase functions, and so on. The selection of an appropriate approximation is a complicated task, which needs to tradeoff many factors, including stopband attenuation, power consumption, design complexity, and cost [18] . Butterworth [1] - [4] , Chebyshev [2] , [9] , [19] , and elliptic [8] approximations have all been widely used for design. Among them, the Butterworth type is used more often due to the simplicity and ease of design in structure. In this article, the Butterworth approximation is selected because not only is the Butterworth response maximally flat and simplest, but also the Butterworth is the least selective, so often requires a higher order, such as sixth or seventh order. We believe that the higher the filter's order required, the more important that the filter's order needs to be switchable so that the overall power consumption can be effectively controlled according to the system requirements.
C. Selection of System Approaches
Another important concern for switchable-order LPF design at baseband is to select an appropriate system approach, known as filter structure [25] . Among the various system approaches, the LC-ladder simulation [4] , [8] , [22] , biquad cascade [9] , [25] , and MLF approaches [19] , [26] , are the most popularly used.
The LC-ladder simulation method is to use active circuits to replace the inductors in passive-ladder filter prototypes. Most known frequency responses can be realized using this approach. In addition, the resulting active filters share the low sensitivity of the passive prototypes. However, the types of frequency response that can be implemented using this approach are constrained by those that can be realized as a passive-ladder filter, and some filter functions (e.g., linear-phase responses) may not be realizable using this approach. As far as the switchable-order LPF design is concerned, the LC-ladder-based approach may be the least flexible due to its nonmodular-based nature [4] , [22] . It may require designing several filters with different orders and then merging them by reusing some components.
The biquad cascade consists of a series of independent second-order sections. Each of them provides a pair of complex conjugate poles to the overall frequency response. Although this approach yields a simple and modular circuit structure that is suitable for switchable-order design, it has the main drawback that the filter response is relatively sensitive to variations of component values [25] - [28] .
The MLF is a very general approach of active filter design, of which biquad cascades and LC-ladders could be treated as a subset. An all-pole MLF filter consists of a cascade of g m cells and grounded capacitors with multiple feedback paths between them [26] . If each g m cell is designed to be identical, then any order of filter can be easily reconfigured by switching ON/OFF the corresponding g m cells, capacitors, and feedback loops. Due to this modular-based nature, MLF-based approaches are particularly suitable for switchable-order LPF designs. In addition, they also offer minimum-component designs with low sensitivity. For these reasons, an MLF-based approach will be adopted for a switchable-order LPF design in this article.
D. Motivation of Filter Design Using MLF Structure
It is noted that the theoretical works of using the MLF structure for a g m -C filter design have been explored to some extent in the literature since the early 1990s, it never caught on. One might even suspect that some flaws might have been uncovered that kept MLF-based approach out of the mainstream. Although there is no fatal flaw, synthesis of filter using an MLF structure seems to be more complicated than the ones using classical LC-ladder simulation and biquad cascade. In addition, the performance of most of previously published works using MLF structures is only verified in simulation. To fully address these two concerns, synthesis of switchable-order g m -C filter using the MLF inverse-followthe-leader-feedback (IFLF) structure will be derived in detail in Section III-E. The performance of the designed LPF will be fully verified through on-wafer measurement.
E. Synthesis of a Switchable-Order Filter
As a starting point, the structure of an nth-order LPF using the MLF IFLF structure is given in Fig. 3 (a). To implement this LPF, a four-input g m cell is required, as shown in Fig. 3(b) . As illustrated, a classical single-stage differential amplifier is used with a cross-coupled load. This cross-coupled load acts as negative resistance. By carefully selecting the device size of M 6, 7 , the open-loop dc gain of the g m cell can be significantly boosted. To implement a four-input cell, two identical two-input cells are used, and their outputs are connected together in parallel. Note that only a simple g m cell is selected because the motivation of this article is to demonstrate the feasibility of the presented approach rather than to optimize an LPF for any specific application. The overall transfer function of an nth-order LPF can be written as
In practice, the filter's order is likely to be configured from third to seventh order. The transfer function of the LPF from third to seventh orders [19] :
From (1) and (2), we find that
To implement a switchable-order Butterworth LPF using the structure presented in Fig. 3 , the normalized characteristics of third-order-seventh-order Butterworth LPFs at the cutoff frequency are given by (2) and (5), the corresponding time constants τ n are calculated and are summarized in Table I . The variables n and j are the maximum and minimum allowed filter orders that can be configured, respectively. Since τ n = C n /g mn , if identical transconductances are used, the corresponding capacitance values can be calculated accordingly. To minimize the die area of a reconfigurable LPF, it is necessary to share as much capacitance as possible. In doing so, the proposed switchable-order LPF structure is shown in Fig. 4 . As shown, except for the last stage, two types of capacitors are used in the structure, the fixed capacitors, and the switched capacitors. Note that the term C x_y refers to the required additional capacitors that are used for implementing different filter orders, and are controlled by switches denoted as S 2 to S n . The variable x is the number of the stage to which the capacitors are connected. The variable y indicates the filter's order that the capacitors correspond to. For example, C 3_6 indicates that the capacitor is located at the third stage of a sixth-order LPF. As the filter's order is reconfigured, not only τ n but also τ n needs to be calculated for each switched order of an LPF. τ n is the difference between corresponding time constants. To implement a Butterworth LPF with its order to be switched from third to seventh, τ n is calculated and summarized in Table II. The filter is designed with identical transconductance, using the g m cell in Fig. 3(b) , with a selected value of 1 mS. If the cutoff frequency of the filter is chosen as 50 MHz and a balanced structure is used, the capacitance values for a thirdorder LPF can be first calculated as C 1_3 = 12.8 pF, C 2_3 = 6.4 pF, C 3_3 = 3.2 pF.
Since τ n = C n /g mn , using the values presented in Table II , the corresponding capacitance values can be calculated for the implementation of fourth-order-seventhorder LPFs, respectively.
Fourth order
Fifth order
Sixth order
Seventh-order
Using the calculated values, a switchable-order LPF based on the MLF IFLF structure is implemented in 65-nm CMOS technology. The simulated frequency responses of the LPF are shown in Fig. 5 . As illustrated, the LPF's order can be switched from fourth to seventh order.
F. Design of a Fifth-/Seventh-Order LPF
Although the presented MLF structure can be used to design a filter with any order, for this article, we only fabricated a fifth-/seventh-order LPF due to the limited space (the space is mainly limited by the measurement pads, as shown in the die photograph). The simplified LPF schematic is given in Fig. 6 . As shown, only one bit is provided, which is S 7 . As S 7 is enabled, the LPF will be configured as a seventh-order LPF, which provides better roll-off; otherwise, the LPF will be configured as fifth order, in which approximately 30% of the power can be saved for the LPF. Following the previously presented design procedure, the capacitance values of the LPF corresponding to the seventh order can be calculated as
where the fixed capacitance values are based on the fifth-order LPF, which has been calculated in (6) .
G. Discussion of Switch Implementation
So far, the design is mainly focused on filter synthesis. As the filter's order becomes higher, the impact on the filter's response due to non-idealities of switches should be taken into consideration. There are two types of switch used in this design. One is the grounded switch, which is used to control the capacitor bank, while another one is the series switch, which is used to construct the feedback loop. The performance of these series-connected switches is critical for the frequency response of the filter, as there can be as many as n-1 of them placed along the signal feedback path. In order to minimize the insertion loss of the switch, a classical transmission gate structure with pMOS to nMOS ratio of 2.5 is implemented. As indicated in Fig. 7 , an nMOS width of 5 μm is sufficiently large to minimize the unwanted loss.
On the other hand, the width of the transistor used to implement the grounded switch also needs to be carefully Fig. 6 . Implementation of a fifth-/seventh-order filter based on the structure presented in Fig. 4 . Fig. 7 . Impact on filter behavior due to different transistor's widths for feedback control. selected. As the switch is turned ON, the ON-resistance will be connected with the capacitor in series. Thus, the quality factor (Q) of the capacitor could be affected. The impact on frequency response of the filter due to loading with capacitors with different Q is shown in Fig. 8 . As shown, the value of Q needs to be maintained beyond 150 in order not to severely affect the filter's performance. With a 1-pF capacitor at 50 MHz, the corresponding resistance is 21 . The simulation results show that an nMOS with size of 30 μm/0.06 μm (Ron ≈ 19 ) is appropriate in this design. For both types of switches, the extra parasitic capacitance introduced by the switch is absorbed by the capacitor.
IV. DESIGN OF VOLTAGE-CONTROLLED PROGRAMMABLE-GAIN AMPLIFIER WITH BINARY-WEIGHTED POWER CONSUMPTION

A. Design Considerations of Voltage-Controlled PGA
The conventional PGA uses a combination of fine and coarse gain tuning stages to achieve the required gain step, as shown in Fig. 9(a) . However, there is an issue related to this approach. If only a single control bit is used for fine tuning, then the gain step of the PGA cannot be reconfigured at all. Using multiple control bits to provide reconfigurability for a PGA not only increases the die area but also makes the digital control more complicated. For example, using the PGA, as shown in Fig. 9(a) , if the gain step of the PGA is reconfigured from 3 to 2 dB, the gain of the fixed-gain amplifier also needs to be changed to 6 dB to suit this gain change.
In contrast, the proposed PGA in Fig. 9 (b) utilizes a "cellbased" approach [15] . In this approach, the gain setting of each stage is related to the gain of the unit cell. In other words, using the proposed approach for a PGA design, the gain step of the PGA is the gain of the unit cell. Thus, by changing the gain of the unit cell, the gain step of the PGA can be effectively reconfigured. The design of a unit cell that has such a capability to be reconfigured becomes the key to this approach. Two criteria need to be taken into account to implement the unit cell. First, the power consumption of a state-of-the-art low-power VGA/PGA is only a few mW [10] - [17] . Thus, the expected power consumption of the unit cell needs to be in the range of a few hundred μW, which indicates that the power consumption of the unit cell needs to be aggressively reduced. Second, the size of the unit cell needs to be minimized. As shown in Fig. 9(b) , several unit cells are cascaded; if the size of each cell is not minimized, the final PGA will lead to a relatively large die area. In addition, the gain control of a PGA is desirable to have a dB-linear characteristic, so that it would be easier to configure the PGA with required gain step. For this reason, the dB-linear gain error of the unit cell needs to be extremely small; otherwise, the gain error of the cell can accumulate, and thus, cause an excessive gain error of the PGA.
B. Implementation of PGA
To design such a unit cell, a solution based on current steering between pMOS and nMOS was presented in [15] . One of the most critical issues related to the VGA design using this structure is that the accurate dB-linear gain characteristic might not be properly maintained, especially under some extreme conditions, such as SF and FS corners. To solve this issue to some extent, one-time calibration is recommended to setup the correct bias voltage in [15] . There is no doubt that this calibration procedure brings another degree of complexity to the design. Unlike that work, to fundamentally solve this issue, the designed unit cell in this article uses nMOS only, which helps to minimize the effects caused by process, voltage, and temperature variations.
As illustrated, M 1,2 are the input differential pair. M 3 acts as the tail current source that controls the bias current. To achieve a dB-linear characteristic, a pair of transistors M 4,5 are used as load and biased in the subthreshold region, while another pair of transistors M 6 and M 7 are biased in the saturation region. By inspection, the gain is derived as
where g m is the transconductance of the relevant transistor. Equation (12) can be rewritten to include the changes in g m as
A v = g m,1,2 g m,4,5 + g m,6,7 + g m,4,5 + g m, 6, 7 .
The bias conditions of the input differential-pair transistors M 1 and M 2 are fixed at all times; thus the current relationship between I DS,4,5 and I DS,6,7 can be expressed as Substituting (16) and (17) into (13) leads to 
As demonstrated in (17), the gain of the unit cell can be varied by changing I DS . If the term X is designed to be much smaller than Y , the impact of changing I DS on the gain will be small. Thus, a small gain range with a good dB-linear characteristic can be expected. On the other hand, if X is not much smaller than Y , the relatively large gain range can only be achieved by compromising the dB-linear gain error. Since the transistors M 4 and M 5 are biased in the subthreshold region, I DS can be easily changed by varying the gate voltage of M 4 and M 5 . To further elaborate this viewpoint, in Fig. 10(a) and (b) , the gain of the unit cell is plotted as a function of V CN with different widths of M 6,7 and M 4,5 , respectively. By carefully selecting the sizes of the devices, M 4,5,6,7 , the gain range and gain error of the unit cell can be optimized. Although there is a discrepancy between the simulated and predicted results, the tendencies of the gain characteristic for both cases are similar. The discrepancy is likely to be caused by the limited output resistance of the devices, which is ignored for the sake of a simplified analysis. The following procedure can be used to design the unit cell with an accurate dB-linear characteristic. First of all, the sizes of the input transistors M 1 and M 2 can be chosen based on the required power consumption. Second, given the required gain of the unit cell, a selection of the sizes of M 4 and M 5 can be chosen. Finally, to achieve an accurate dB-linear characteristic, the sizes of M 6 and M 7 can be optimized accordingly.
V. MEASUREMENT RESULTS
To verify the functionality of the designed ABB, both the LPF and PGA are fabricated in standard 65-nm CMOS technology. The chip microphotograph is shown in Fig. 11 . The core of the ABB occupies 600 × 300 μm 2 . Note that the bottom row pads are used for other test structures, which are not used for the designed ABB circuits. The on-wafer measurement was performed using an Agilent E8364B vector network analyzer connected to the signal-ground-signal (SGS) pads at the sides. Baluns are added at both input and output of the proposed ABB circuits for the measurement of differential signals. The insertion loss of the output buffer of 9 dB is deembedded from all figures and tables. A 100-resistor is placed between the differential inputs so that a standard 50input impedance matching can be realized for stand-alone ABB measurements.
The fifth-and seventh-order frequency responses of the designed ABB are shown in Figs. 12 and 13 , respectively. As shown, regardless of the order of the frequency response and gain step, a bandwidth of 50 MHz can always be achieved. In addition, switching the order of the LPF does not affect the gain characteristic of the PGA. To demonstrate the robustness of the design, the simulated frequency responses of the ABB are not only compared with the measured results, as shown in Fig. 14, but also with the Monte Carlo simulation results of 100 runs as shown in Fig. 15 .
In Fig. 16 , the gain characteristics of the ABB with different gain steps are plotted against the control word. Since a 4-b control word is used to control the gain, the control word can be varied from 0 (0000 in binary) to 15 (1111 in binary). The gain step of the ABB can be reconfigured from 2 to 3 dB, which results in a gain range variation from 30 to 45 dB. Moreover, in both cases, a good dB-linear characteristic can be achieved. Within the above-mentioned gain range, the measured inband output third-order intercept point IP3 (OIP3) and the noise figure of the ABB are shown in Fig. 17 . For the OIP3 measurement, two-tone signals (10 and 11 MHz) are used at the input. Measurements also show that the dc power consumption of the LPF and PGA can be varied from 5.3 mW (fifth-order LPF with low-gain mode PGA) to 19.8 mW (seventh-order LPF with high-gain mode) from a 1.2-V power supply. The detailed power breakdown is shown in Fig. 18 .
A performance summary of the designed ABB circuits and its comparisons with the other state-of-the-art designs are given in Table III . Due to the fact that open-loop structures are used for both g m -C filter and PGA, our designed ABB has the smallest die area, which would result in a dramatically reduced fabrication cost. Since different designs have different bandwidths and power consumption, only the energy efficiency (ratio of bandwidth over maximum power consumption) is compared in the Table. As can be seen, the presented design has good energy efficiency compared with other designs. Although closed-loop-based design could achieve better OIP3, a penalty has to be paid on not only power consumption but also the chip area. The linearity, which is sufficient for many applications, can always be traded-off to a certain extent with power consumption. Last but not least, the presented ABB is the only one that has the capability to continuously tune the gain step, which could significantly relax the tradeoff between a large gain range and a small gain step. VI. CONCLUSION A novel system approach for power-scalable ABB circuits design in CMOS technology has been presented in this article, including a switchable-order g m -C LPF using an MLF IFLF structure and a VC-PGA with binary-weighted power consumption. Both circuits are designed and fabricated in standard 65-nm CMOS technology. As demonstrated, the presented approach is particularly suitable for a reconfigurable ABB design with improved energy efficiency. Therefore, it can be concluded that the presented system approach not only has the potential to be used for software-defined radios, but also can be considered as a solution for many applications which require low cost and high-energy efficiency, such as 5G communication, WSNs, and IoTs. In addition, the proposed design technique of a PGA may be used to enhance the circuit's yield, as the gain step of the PGA can be fine-tuned after fabrication, which is not the case for conventional op-amp based designs. He is currently an Associate Provost of research and international relations with the Singapore University of Technology and Design (SUTD). He has about 30 years of experience in the industry, academia, and consultancy. He has made many outstanding contributions to advance Singapore's education and research ambitions over the course of his career. As the Founding Director of VIRTUS, a S$50 million IC Design Center of Excellence jointly set up by NTU and Singapore Economic Development Board, he contributed extensively to the economic development of integrated circuit design in Singapore by leading multidisciplinary research, with a focus on industry collaboration. Since 1996, he has been providing consultancy services to statutory boards, local SMEs, and multinational corporations in the areas of electronics and IC design. He has supervised or trained more than 100 researchers and postgraduate students, many of whom are successful leaders in the industry and academia. He is a Series Editor of five books on emerging technologies in circuits and systems, and has authored nine books and seven book chapters. He holds 38 patents and has over 600 top-tier refereed journal and conference articles in his area of research. He is a member of Board of Advisors of the Singapore Semiconductor Industry Association and a world-renowned authority on low-power RF/mm-wave IC design and a recognized expert in CMOS technology.
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